Application No.: 10/082,125 Docket No.: 8733.528.00-US

## AMENDMENTS TO THE CLAIMS

## 1-2. (Cancelled)

- 3. (Previously Presented): A bi-directional driving circuit of a liquid crystal display (LCD) panel having a plurality of blocks, one of the blocks comprising:
  - a first switching element having a source and a gate for receiving a start pulse;
- a second switching element having a source connected to a drain of the first switching element and a gate for receiving a first clock signal;
- a third switching element having a source connected to a drain of the second switching element and a drain connected to a ground terminal Vss;
- a fourth switching element having a source connected to a power source voltage terminal Vdd, a gate connected to a second clock signal, and a drain connected to a gate of the third switching element;
- a fifth switching element having a source connected to the drain of the fourth switching element, a gate connected to the drain of the first switching element, and a drain connected to the Vss terminal;
- a sixth switching element having a source connected to a third clock signal, a gate connected to the drain of the second switching element, and a drain connected to an output terminal:
- a seventh switching element having a source connected to the output terminal, a gate connected to the drain of the fourth switching element, and a drain connected to the Vss terminal;
- an eighth switching element having a source and a gate connected to an output terminal of a next block and a drain connected to the drain of the first switching element; and
- a ninth switching element connected to the second switching element in parallel, having a gate connected to a fourth clock signal.
- 4. (Previously Presented): The bi-directional driving circuit of an LCD panel of claim 3, wherein one of the blocks further comprises:
- a first capacitor connected between the drain of the first switching element and the Vss terminal;

Page 2 of 5 DC:50419240.1

Application No.: 10/082,125 Docket No.: 8733.528.00-US

a second capacitor connected between the gate of the sixth switching element and the Vss terminal;

- a third capacitor connected between the gate of the sixth switching element and its drain; and
- a fourth capacitor connected between the gate of the seventh switching element and the Vss terminal.
- 5. (Previously Presented): The bi-directional driving circuit of an LCD panel of claim 3, wherein the blocks include first to eighth blocks,

the third clock signal being applied to the source of the sixth switching element in the first and fifth blocks, the fourth clock signal in the second and sixth blocks, the second clock signal in the third and seventh blocks, and the first clock signal in the fourth and eighth blocks;

the second clock signal being applied to the gate of the fourth switching element in the first and fifth blocks, the first clock signal in the second and sixth blocks, the third clock signal in the third and seventh blocks, and the fourth clock signal in the fourth and eighth blocks;

the first clock signal being applied to the gate of the second switching element in the first and fifth blocks, the third clock signal in the second and sixth blocks, the fourth clock signal in the third and seventh blocks, and the second clock signal in the fourth and eighth blocks; and

the fourth clock signal being applied to the gate of the ninth switching element in the first and fifth blocks, the second clock signal in the second and sixth blocks, the first clock signal in the third and seventh blocks, and the third clock signal in the fourth and eighth blocks.

6. (Original): The bi-directional driving circuit of the LCD panel of claim 3, wherein an output signal of a previous block is applied to the gate and the source of the first switching element as a start pulse signal in the other blocks except for a first block, and the start pulse signal is applied to the eighth switching element of a last block.

## 7-9. (Cancelled)

10. (Original): The bi-directional driving circuit of the LCD panel of claim 3, wherein the respective switching elements are p-MOS transistors.

Application No.: 10/082,125 Docket No.: 8733.528.00-US

11-18. (Cancelled)

Page 4 of 5 DC:50419240.1